

## 27 - 31 GHz 4W Power Amplifier

### GaN Monolithic Microwave IC in SMD leadless package

#### Description



The CHA6357-QKB is a packaged monolithic High Power Amplifier exhibiting 4W output Power and 22 % of Power Added Efficiency over 27-31GHz bandwidth.

It is well suited for VSAT, SatCom uplink and 5G communication applications.

The circuit internally matches the input and output to 50Ohm and integrates ESD RF protection.

The circuit is manufactured on a robust GaN-on-SiC HEMT process and it is available in a standard surface mount 24 leads QFN 4x4 plastic package, compliant with the standards such as the directives RoHS N°2011/65 and REACH N°1907/2006.


In addition, the CHA6357, with output power back-off, provides high linearity with low consumption and can be used as a driver stage.



#### Main Features

- Broadband performances: 27-31GHz
- 28dB of small signal gain
- 36dBm Pout for +14dBm Input power
- >35 dBc ACPR at 26dBm Output power
- 20% PAE at 36dBm Output power
- DC bias:  $V_d=25V@I_{dq}=70mA$
- Output Power detector included
- 24 leads QFN plastic package 4x4mm<sup>2</sup>
- MSL3

Small Signal gain [dB], Output Power [dBm] and PAE [%] at Pin=14dBm & Tcase=25°C



#### Main Electrical Characteristics

Tcase = +25°C (Tcase : QFN backside temperature)

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	27		31	GHz
Gain	Linear Gain		28		dB
Psat	Saturated Output Power		36		dBm
PAE	Power Added Efficiency		20		%

## Specifications

T<sub>case</sub> = +25°C, V<sub>d</sub> = +25V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	27		31	GHz
Gain	Linear Gain		28		dB
Psat	Saturated Output Power		36		dBm
PAE	Power Added Efficiency		20		%
S11 <sup>(1)</sup>	Input Return Loss		-11		dB
S22 <sup>(1)</sup>	Output Return Loss		-12		dB
Vdetect	Voltage detection V <sub>REF</sub> - V <sub>DET</sub> up to Psat		10 to 1200		mV
Idq	Total quiescent drain current		70		mA
Id	Total Drain current at saturation		800		mA

These values are representative of onboard measurements as defined on the drawing in paragraph "Evaluation mother board".

<sup>(1)</sup> Input and Output Return Losses are given at RF reference plan of Evaluation board (see Definition of the Sii reference plan section).

## Absolute Maximum Ratings<sup>(2)</sup>

T<sub>case</sub> = +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	27	V
Id	Total Drain Current at saturation	1000	mA
Vg	Gate bias voltage	-7 to -1	V
Pin	Maximum peak input power overdrive	+20	dBm

<sup>(2)</sup> Operation of this device above anyone of these parameters may cause permanent damage.

## Recommended Operating Range<sup>(3), (4)</sup>

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	25V	V
Idq	Total Quiescent Drain Current	55 to 140	mA
Pin	Input Power	14	dBm
Tj	Maximum Junction temperature <sup>(5)</sup>	200	°C

<sup>(3)</sup> Electrical performances are defined for specified test conditions

<sup>(4)</sup> Electrical performances are not guaranteed over all recommended operating conditions

<sup>(5)</sup> See Device thermal performances section

## Temperature Range

T <sub>case</sub>	Operating temperature range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	-55 to +150	°C

**Typical Bias Conditions**T<sub>case</sub>=+25°C

Symbol	Pad N°	Parameter	Values	Unit
G1	7	Stage 1 Gate Supply	-5 to -1	V
G2	8	Stage 2 Gate Supply	-5 to -1	V
G3S	10	Stage 3 South Gate Supply	-5 to -1	V
G3N	22	Stage 3 North Gate Supply	-5 to -1	V
D1	24	Stage 1 Drain Supply	20 to 25	V
D2S	9	Stage 2 South Drain Supply	20 to 25	V
D2N	23	Stage 2 North Drain Supply	20 to 25	V
D3	12	Stage 3 Drain Supply	20 to 25	V
VC	20	Detector Supply	5	V
REF	19	Detector reference voltage		V
DET	21	Detector detected voltage		V

**“Power ON” sequence**

1. Bias HPA gate voltage at V<sub>g</sub> close to V<sub>pinch-off</sub> (V<sub>g</sub>~-5V)
2. Set V<sub>d</sub> bias voltage to 0V: I<sub>d</sub>=0mA
3. Apply V<sub>d</sub> bias voltage, V<sub>d</sub> = 25V: I<sub>d</sub>=0mA
4. Set V<sub>c</sub> bias voltage to 5V for Detector biasing
5. Increase V<sub>g</sub> up to quiescent bias drain current I<sub>dq</sub>
6. Apply RF input Power

**“Power OFF” sequence**

1. Turn off RF input power
2. Bias HPA Gate voltage at V<sub>g</sub>~-5V: I<sub>d</sub>=0mA
3. Decrease V<sub>d</sub> bias voltage down to 0V
4. Set V<sub>c</sub> bias voltage to 0V
5. Turn V<sub>g</sub> bias voltage to 0V

## Device thermal performances


All the figures given in this section are obtained assuming that the QFN device is only cooled down by conduction through the package thermal pad (no convection mode considered).

The temperature is monitored at the package backside interface (Tcase).

For nominal operating, the system maximum temperature must be adjusted in order to guarantee that Tjunction remains below the maximum value specified in the Recommended Operating Ratings table. So the system PCB must be designed to comply with this requirement

Parameter	Biasing conditions	Tjunction (°C)	RTH (°C/W)	T50 (hours)
RTH <sup>(1)</sup> Thermal Resistance (Junction to Backside)	Vd=25V Pout=35.5dBm Pdiss=11.5W	198	9.8	2.8E+5
RTH <sup>(1)</sup> Thermal Resistance (Junction to Backside)	Vd=25V Pout=32dBm Pdiss=7.6W	157	9.5	2.9E+6
RTH <sup>(1)</sup> Thermal Resistance (Junction to Backside)	Vd=25V Pout=25dBm Pdiss=3.8W	118	8.7	4.3E+7


<sup>(1)</sup> Assuming 85°C Tcase




**Typical Board Measurements : S-Parameters**

Test conditions : CW, Vd = +25V, Idq = 70mA, T<sub>case</sub> = -40°C / 25°C / 85°C


**Linear Gain versus Frequency**



**Input Return Loss versus Frequency**




**Output Return Loss versus Frequency**




## Typical Board Measurements : Large Signal

Test conditions : CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = -20^{\circ}C / 25^{\circ}C / 85^{\circ}C$

**Output Power versus Frequency**




**PAE versus Frequency**




— -20°C — 25°C — 85°C

**Drain Current versus Frequency**




**Dissipated Power versus Frequency**




— -20°C — 25°C — 85°C

**Gain Compression versus Frequency**



**Phase Compression versus Frequency**




— -20°C — 25°C — 85°C


**Typical Board Measurements : Large Signal**

**Test conditions :** CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = -20^{\circ}C / 25^{\circ}C / 85^{\circ}C$

**Output Power versus Frequency**




**PAE versus Frequency**




— -20°C — 25°C — 85°C

**Drain Current versus Frequency**




**Dissipated Power versus Frequency**




— -20°C — 25°C — 85°C

**Gain Compression versus Frequency**



**Phase Compression versus Frequency**




— -20°C — 25°C — 85°C




## Typical Board Measurements : Large Signal

Test conditions : CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = 25^\circ C / 85^\circ C$


### Gain versus Output Power



### PAE versus Output Power




### Drain Current versus Output Power




**Typical Board Measurements : Large Signal**

**Test conditions :** CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = 25^\circ C / 85^\circ C$


**Dissipated Power versus Output Power**



**Gain Compression versus Output Power**




**Phase Compression versus Output Power**




## Typical Board Measurements : Large Signal

Test conditions : CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = 25^\circ C$


**Gain versus Output Power and Quiescent Current**



**Power Detector versus Output Power and Quiescent Current**




**Power Detector versus Output Power and Frequency**



**Typical Board Measurements : Linearity**


**Test conditions :** CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = 25^\circ C$ , Carrier Frequency = 28.25 GHz  
**Modulation :** 8PSK, Channel Spacing = 125 MHz, Roll-off = 0.2




## Typical Board Measurements : Linearity

**Test conditions :** CW,  $V_d = +25V$ ,  $I_{dq} = 70mA$ ,  $T_{case} = 25^\circ C$ , Carrier Frequency = 28.25 GHz  
**Modulation :** 1024QAM, Channel Spacing = 50 MHz, Roll-off = 0.2


**Gain versus Output Power**




**PAE versus Output Power**




**EVM versus Output Power**




**ACPR versus Output Power**




**DC power versus Output Power**



**Dissipated Power versus Output Power**



**Package outline**




Ni-Pd-Au-Ag Lead free (Green)	1- Nc	10- G3S	19- REF
Units : mm	2- Nc	11- GND <sup>(1)</sup>	20- VC
From the standard : JEDEC MO-220	3- GND <sup>(1)</sup>	12- D3	21- DET
	4- IN	13- Nc	22- G3N
	5- GND <sup>(1)</sup>	14- GND <sup>(1)</sup>	23- D2N
	6- Nc	15- OUT	24- D1
	7- G1	16- GND <sup>(1)</sup>	25- GND <sup>(1)</sup>
	8- G2	17- Nc	
	9- D2S	18- Nc	

<sup>(1)</sup> It is strongly recommended to ground all pins marked “GND” through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.


## Definition of the Sij reference planes

The reference planes used for S21 measurements are symmetrical from the central axis of the package (see drawing beside). The input and output reference planes are located at 2.89mm offset from the central axis. The S21 parameter measurements include this given PCB pattern (see paragraph "Evaluation board").



## Definition of the Sii reference planes

The reference planes used for S11 and S22 measurements are symmetrical from the central axis of the package (see drawing beside). The input and output reference planes are located at 20mm offset from the central axis. The S11 and S22 measurements include this given PCB pattern, the RF lines of the evaluation board and the RF connectors.




## ESD sensitivity

Parameter	Classification	Standard
Human Body Model (HBM)	1A	ANSI/ESDA/JEDEC - JS-001

## Package Information

Parameter	Value
Package body material	RoHS-compliant
	Low stress Injection Molded Plastic
Lead finish	100% Ni-Pd-Au-Ag
MSL Rating	MSL3

## DC Schematic




## Notes

Due to ESD protection circuits on RF input and output, an external capacitance might be requested to isolate the product from external voltage that could be present on the RF accesses.

The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling (120pF, 10nF) on the PC board, as close as possible to the package.

## Recommended assembly plan




## Recommended circuit bonding table

Label	Pin	Type	Decoupling	Comment
D1, D2S, D2N, D3	24, 9, 23, 12	Vd	120pF, 10nF & 1µF	Drain Supply
G1, G2, G3S, G3N	7, 8, 10, 22	Vg	120pF, 10nF & 1µF	Gate Supply
VC	20	Vc	10kΩ & 120pF	Detector Supply
DET, REF	21, 19	Vdet, Vref	120pF	Detection voltages


**Evaluation board**

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of 120pF, 10nF and 1μF ±10% are recommended for all DC pins.
- See application note AN0017 for details.
- To ensure safe operation, all measurements must be performed using **shielded cables, even for DC bias**.

**Recommended UMS Power chain**

The CHA6357-QKB is recommended with the CHA3396-QDG.

For more information about the CHA3396-QDG, see our web site [www.ums-rf.com](http://www.ums-rf.com)



## Recommended package footprint

Refer to the application note AN0017 available at <https://www.ums-rf.com> for package footprint recommendations.

## SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017 at <https://www.ums-rf.com>.

## Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <https://www.ums-rf.com>.

## Recommended ESD management

Refer to the application note AN0020 available at <https://www.ums-rf.com> for ESD sensitivity and handling recommendations for the UMS package products.

## Ordering Information

QFN 4x4 package:

CHA6357-QKB/XY

Stick: XY = 20

Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.**. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**